View ADL553408_4139948.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

Preliminary Technical Data
FEATURES
Fixed gain of 20 dB Operation up to 500 MHz Input/output internally matched to 50 Integrated bias control circuit OIP3 of 40.4 dBm at 70 MHz P1dB of 20.4 dBm at 70 MHz Noise Figure of 2.6 dB at 70 MHz Single 5 V power supply Power supply current of 90 mA per amplifier ADL5531 20 dB gain single-channel version + 1 kV ESD (Class 1C)
20 MHz to 500 MHz IF Amplifier ADL5534
FUNCTIONAL BLOCK DIAGRAM
16 RFIN1 15 NC 13 RFOUT1 14 NC
NC 1 NC 2 NC 3 NC 4
12 CLIN1
Bias
ADL5534
Bias
11 NC 10 NC 9 NC
Figure 1. Block Diagram
GENERAL DESCRIPTION
The ADL5534 contains two independent broadband, fixed-gain, linear amplifiers that operates at frequencies up to 500 MHz. The device can be used in a wide variety of applications including cellular, satellite, broadband, and instrumentation equipment. The ADL5534 has a fixed gain 20 dB and is stable over frequency, temperature, power supply and from device to device. The ADL5534 is single-ended and internally matched to 50 . Only input/output ac-coupling capacitors, power supply decoupling capacitors, and an external bias inductor is required for operation for each channel. The ADL5534 is fabricated on a GaAs HBT process, and has an ESD rating of + 1 kV (Class 1C). The device is packaged in a 16lead 5mm x 5mm LFCSP that uses an exposed paddle for excellent thermal impedance. The ADL5534 consumes 90 mA per channel on a single +5 V supply and is fully specified for operation from -40C to +85C. The ADL5531 is the 20 dB gain single-channel version, and fully populated evaluation boards for each IFA are available.
Rev. PrE 2/08
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.461.3113 (c)2008 Analog Devices, Inc. All rights reserved.
RFOUT2 8
RFIN2 5
CLIN2 7
NC 6
ADL5534 TABLE OF CONTENTS
Features .............................................................................................. 1 Functional Block Diagram .............................................................. 1 General Description ......................................................................... 1 Revision History ............................................................................... 2 Specifications..................................................................................... 3 Absolute Maximum Ratings............................................................ 4
Preliminary Technical Data
ESD Caution...................................................................................4 Pin Configuration and Function Descriptions..............................5 Typical Performance Characteristics ..............................................6 EVALUATION BOARD ...................................................................7 OUTLINE DIMENSIONS ...............................................................9 ORDERING GUIDE.....................................................................9
REVISION HISTORY
2/08--Rev. PrE: Preliminary Version
Rev. PrE | Page 2 of 9
Preliminary Technical Data SPECIFICATIONS
VCC = 5 V, T = 25C, unless otherwise noted. Table 1.
Parameter OVERALL FUNCTION Frequency Range Gain vs. Frequency Input Return Loss (S11) Output Return Loss (S22) Isolation (RFIN1 to RFOUT2 and RFIN2 to RFOUT1) Isolation (RFIN1 to RFOUT2 and RFIN2 to RFOUT1) FREQUENCY = 70 MHz Gain vs. Temperature Output 1 dB Compression Point Output Third-Order Intercept Noise Figure FREQUENCY = 190 MHz Gain vs. Temperature Output 1 dB Compression Point Output Third-Order Intercept Noise Figure FREQUENCY = 380 MHz Gain vs. Temperature Output 1 dB Compression Point Output Third-Order Intercept Noise Figure POWER INTERFACE Supply Voltage Supply Current vs. Temperature Power Dissipation Conditions Min 20 50 MHz. Center Frequency = 190 MHz or 380 MHz 30 MHz to 500 MHz 30 MHz to 500 MHz Frequency = 200 MHz Frequency = 500 MHz 0.2 -10 -10 -36.5 -30.6 Typ
ADL5534
Max 500
Unit MHz dB dB dB dB dB
-40C TA +85C f = 1 MHz, Output Power (POUT) = 0 dBm (per tone)
21.0 .25 20.4 40.4 2.6 20.4 .25 20.6 38.9 2.8 19.8 .25 20.4 36.3 3.0 4.75 5 90 104 450 5.25
dB dB dBm dBm dB dB dB dBm dBm dB dB dB dBm dBm dB V mA mA mW
-40C TA +85C f = 1 MHz, Output Power (POUT) = 0 dBm (per tone)
-40C TA +85C f = 1 MHz, Output Power (POUT) = 0 dBm (per tone) Pins RFOUT, Vcc Current Consumption is Specified Per Amplifier -40C TA +85C (Specified Per Amplifier) VPOS = 5V (Specified Per Amplifier)
Rev. PrE | Page 3 of 9
ADL5534 ABSOLUTE MAXIMUM RATINGS
Table 2.
Parameter Supply Voltage, VPOS Input Power Per Amplifier(re: 50 ) Internal Power Dissipation Per Amplifier (Paddle Soldered) JA (Paddle Soldered) Maximum Junction Temperature Operating Temperature Range Storage Temperature Range (Soldering 60 sec) Rating 5.5 V +12 dBm 650 mW TBD C/W 150 C -40C to +85C -65C to +150C 240C
Preliminary Technical Data
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
ESD CAUTION
Rev. PrE | Page 4 of 9
Preliminary Technical Data PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
16 RFIN1 15 NC 13 RFOUT1 14 NC
ADL5534
NC 1 NC 2 NC 3 NC 4
PIN 1 INDICATOR
12 CLIN1 11 NC 10 NC 9 NC
ADL5534
TOP VIEW (Not to Scale)
Figure 2.
Table 3. Pin Function Descriptions
Pin No. 1, 2, 3, 4, 6, 9, 10, 11, 14, 15 5, 16 8, 13 Mnemonic NC RFIN2, RFIN1 RFOUT2, RFOUT1 CLIN2, CLIN1 Exposed Paddle Description No connect. RF Input: Requires a DC blocking capacitor. Use a 10 nF capacitor for normal operation. RF Output and Bias: DC bias is provided to this pin through an inductor. A 470 nH inductor is recommended for normal operation. RF path requires a DC blocking capacitor. Use a 10 nF capacitor for normal operation. A 1 nF capacitor connected between 7 and ground an Pin12 and ground provides decoupling for the on board linearizer. Internally connected to GND. Solder to a low impedance ground plane
7, 12
Rev. PrE | Page 5 of 9
RFOUT2 8
RFIN2 5
CLIN2 7
NC 6
ADL5534 TYPICAL PERFORMANCE CHARACTERISTICS
0 45 40 35
Return Loss & Isolation (dB)
Preliminary Technical Data
-5 -10 -15 -20 -25 -30 -35 -40 -45 -50 -55 0 50 100 150 200 250 Freq (MHz) 300 350 400 450 500 0 100 200 300 Freq (MHz) 400 500 600
S11 S22 S12
Gain, NF, P1dB, OIP3 (dB, dBm)
30 25 20 15 10 5 0 Gain NF OIP3 P1dB
Figure 3 ADL5534 Gain, Noise Figure, OIP3 and P1dB vs Frequency
Figure 5 ADL5534 Input / Output Return Loss and Reverse Isolation vs Frequency
48 46 44 42 40 38
OIP3 - dBm
-10 -20 -30 -40
36
Isolation (dB)
34 32 30 28 26 24 22 -6 -4 -2 0 2 4 6 8 10 12 14 16 18 20 Pout (dBm) 20 MHz 70 MHz 190 MHz 380 MHz 500 Mhz
-50 -60 -70 -80 -90 -100 0 50 100 150 200 250 Freq (MHz) 300 350 400 450 500
RFIN2 to RF1OUT RFIN1 to RF2OUT
Figure 4 ADL5534 OIP3 vs Pout and Frequency Figure 6. ADL5534 Input to alternate Output Isolation
Rev. PrE | Page 6 of 9
Preliminary Technical Data EVALUATION BOARD
Figure 7 shows the schematic for the ADL5534 evaluation board. The board is powered by a single 5 V supply. The components used on the board are listed in. Table 4 Transformers, T1 and T2 are provided so the ADL5534 maybe configured as a balanced amplifier. Applying 5V to Vpos will bias the amplifier corresponding to RFIN1 - RFOUT2.
ADL5534
Applying 5 V toVpos1 will bias the amplifier corresponding to RFIN2 - RFOUT2 To bias both amplifiers from a single supply, connect 5V to Vpos or Vpos1 and attach a jumper across W3
Vpos C7 10 nF RFIN1 R5 open C1 10nF
RFIN1
C9 W1 1 uF Gnd C2 10nF C13 Open T2
ADT2-1T-1P
L1 470 nH
16 15 14 13
NC
RFOUT1
R1 open
1
NC
C11 Open
1
CLIN1
T1 R7 ADT2-1T-1P open RFIN2 R3 open C3 10nF
C15
2
NC
12
NC
NC
C5 1 nF
R2 Open R6 Open R8 Open
NC NC NC
Z1 ADL5534
11 10 9
Open
RFOUT2
C12 Open
3 4
RFIN2
CLIN2
NC
NC
C16 open
1
C14 Open
R4 Open
8
6
5
7
C6 1 nF
L2 470 nH W3
Vpos1
C4 10nF Vpos1 C8 10 nF C10 1 uF
W2
Vpos
Gnd
Figure 7. Evaluation Board Schematic
Table 4. Evaluation Board Configuration Options
Component C1, C2, C3, C4 C5, C6 R1, R2, R3, R4, R5, R6, R7 R8 T1, T2 Function AC-coupling capacitors. Provides decoupling for the on board linearizer. Optional components used for Configuring ADL5534 as a balanced amplifier. T1 and T2 are 50 t o100 impedance transformers used to configure the ADL5534 as a balanced amplifier. T1 and T2 are used to present a 100 differential impedance to the ADL5534. Optional components used for Configuring ADL5534 as a balanced amplifier. Power Supply decoupling capacitors capacitor. Power Supply decoupling capacitors capacitor. DC bias inductor. Clip-on terminals for power supply. 2-pin jumper for connection of ground and supply via cable. 2-pin jumper use to connect Vpos to Vpos1 Default Value 10 nF 0402 1 nF 0603 Open 0603
MiniCircuits ADT2-1T-1P
C11, C12, C13, C14, C15, C16 C9, C10 C7, C8 L1, L2 VCC & GND W1,W2 W3
C11-C14: Open 0402 C15,C16: Open 0402 1 uF 0603 10 nF 0603 470 nH 1008CS VCC Red GND Black Open
Rev. PrE | Page 7 of 9
ADL5534
Preliminary Technical Data
Figure 8. Evaluation Board Layout (Top)
Figure 9. Evaluation Board Layout (Bottom)
Rev. PrE | Page 8 of 9
Preliminary Technical Data OUTLINE DIMENSIONS
a
16-Lead Lead Frame Chip Scale Package [LFCSP_VQ] 5 x 5 mm Body, Very Thin Quad (CP-16-6) Dimensions shown in millimeters 5.00 BSC SQ 0.60 MAX 0.60 MAX
13 12 16 1
ADL5534
PIN 1 INDICATOR 3.25 3.10 SQ 2.95 0.25 MIN 2.40 BSC
PIN 1 INDICATOR
TOP VIEW
0.80 BSC 4.75 BSC SQ 0.75 0.60 0.50
EXPOSED PAD
(BOTTOM VIEW)
9 8 5
4
12 MAX 1.00 0.85 0.80
0.80 MAX 0.65 TYP 0.05 MAX 0.02 NOM
COMPLIANT TO JEDEC STANDARDS MO-220-VHHB
Figure 10. 16-Lead Lead Frame Chip Scale Package [LFCSP_VQ] 5mm x 5 mm Body, Very Thin, Quad Lead CP-16-6 Dimensions shown in millimeters
ORDERING GUIDE
Model ADL5534ACPZ-R7 1 ADL5534-EVALZ
1
Temperature Range -40C to +85C
Package Description 8-Lead LFCSP_VQ, Tape and Reel Evaluation Board
Package Option CP-16-6
Branding
010606-0
SEATING PLANE
0.35 0.30 0.25
0.20 REF
COPLANARITY 0.08
Ordering Quantity
1
Z = RoHS Compliant part.
(c)2008 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. PR06836-0-2/08(PrE)
Rev. PrE | Page 9 of 9

▲Up To Search▲

Price & Availability of ADL553408

	To Download ADL553408 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .